# LT1806/LT1807

The LT®1806/LT1807 are single/dual low noise rail-to-rail input and output unity-gain stable op amps that feature a 325MHz gain-bandwidth product, a 140V/μs slew rate and a 85mA output current. They are optimized for low voltage,

The LT1806/LT1807 have a very low distortion of –80dBc at 5MHz, a low input referred noise voltage of  $3.5nV/\sqrt{Hz}$ and a maximum offset voltage of 550μV that allows them to be used in high performance data acquisition systems.

The LT1806/LT1807 have an input range that includes both supply rails and an output that swings within 20mV of either supply rail to maximize the signal dynamic range

The LT1806/LT1807 maintain their performance for supplies from 2.5V to 12.6V and are specified at 3V, 5V and  $\pm 5V$ supplies. The inputs can be driven beyond the supplies

The LT1806 is available in an 8-pin SO package with the standard op amp pinout and a 6-pin SOT-23 package. The LT1807 features the standard dual op amp pinout and is available in 8-pin SO and MSOP packages.These devices can be used as plug-in replacements for many op amps

without damage or phase reversal of the output.

to improve input/output range and performance.

high performance signal conditioning systems.



**DESCRIPTION** 325MHz, Single/Dual, Rail-to-Rail Input and Output, Low Distortion, Low Noise Precision Op Amps

in low supply applications.

## **FEATURES**

- <sup>n</sup> **Gain Bandwidth Product: 325MHz**
- <sup>n</sup> **Slew Rate: 140V/μs**
- Wide Supply Range: 2.5V to 12.6V
- <sup>n</sup> **Large Output Current: 85mA**
- <sup>n</sup> **Low Distortion, 5MHz: –80dBc**
- Low Voltage Noise: 3.5nV/√Hz
- Input Common Mode Range Includes Both Rails
- Output Swings Rail-to-Rail
- Input Offset Voltage (Rail-to-Rail): 550µV Max
- Common Mode Rejection: 106dB Typ
- **Power Supply Rejection: 105dB Typ**
- **Unity-Gain Stable**
- Power Down Pin (LT1806)
- **Dearmallerge** Demperature Range:  $-40^{\circ}$ C to 85 $^{\circ}$ C
- Single in SO-8 and 6-Pin SOT-23 Packages
- Dual in SO-8 and 8-Pin MSOP Packages

## **APPLICATIONS**

- Low Voltage, High Frequency Signal Processing
- Driving A/D Converters
- Rail-to-Rail Buffer Amplifiers
- $\blacksquare$  Active Filters
- Video Line Driver

 $\sqrt{27}$ , LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

# **TYPICAL APPLICATION**



#### **4096 Point FFT Response**



18067fb

1

# LT1806/LT1807

# **ABSOLUTE MAXIMUM RATINGS (Note 1)**





# **PIN CONFIGURATION**



# **ORDER INFORMATION**



Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/





## **ELECTRICAL CHARACTERISTICS**

**TA = 25°C. VS = 5V, 0V; VS = 3V, 0V; VSHDN = open; VCM = VOUT = half supply, unless otherwise noted.**



## **ELECTRICAL CHARACTERISTICS**

**TA = 25°C. VS = 5V, 0V; VS = 3V, 0V; VSHDN = open; VCM = VOUT = half supply, unless otherwise noted.**

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>CONDITIONS</b>	MIN	<b>TYP</b>	<b>MAX</b>	<b>UNITS</b>
Isc	<b>Short-Circuit Current</b>	$V_S = 5V$ $V_S = 3V$	±35 ±30	±85 ±65		mA mA
$I_S$	Supply Current per Amplifier			9	13	mA
	<b>Disable Supply Current</b>	$V_S = 5V$ , $V_{\overline{SHDN}} = 0.3V$ $V_S = 3V$ , $V_{\overline{SHDN}} = 0.3V$		0.40 0.22	0.9 0.7	mA mA
<b>SHDN</b>	<b>SHDN</b> Pin Current	$V_S = 5V$ , $V_{\overline{SHDN}} = 0.3V$ $V_S = 3V$ , $V_{\overline{SHDN}} = 0.3V$		150 100	350 300	μA μA
	Shutdown Output Leakage Current	$V_{\overline{\text{SHDN}}} = 0.3 V$		0.1	75	μA
$\mathsf{V}_\mathsf{L}$	<b>SHDN</b> Pin Input Voltage LOW				0.3	$\vee$
$V_H$	<b>SHDN</b> Pin Input Voltage HIGH		$V^+ - 0.5$			$\vee$
$t_{ON}$	Turn-On Time	$V_{\overline{\text{SHDN}}}$ = 0.3V to 4.5V, R <sub>1</sub> = 100 $\Omega$		80		ns
$t_{OFF}$	Turn-Off Time	$V_{\overline{\text{SHDN}}}$ = 4.5V to 0.3V, R <sub>1</sub> = 100 $\Omega$		50		ns
GBW	<b>Gain Bandwidth Product</b>	$Frequency = 6MHz$		325		<b>MHz</b>
SR	<b>Slew Rate</b>	$V_S = 5V$ , $A_V = -1$ , $R_1 = 1k$ , $V_O = 4V$		125		$V/\mu s$
<b>FPBW</b>	<b>Full Power Bandwidth</b>	$V_S = 5V$ , $V_{OIII} = 4V_{P-P}$		10		<b>MHz</b>
HD	<b>Harmonic Distortion</b>	$V_S = 5V$ , $A_V = 1$ , $R_L = 1k$ , $V_0 = 2V_{P-P}$ , $f_C = 5MHz$		$-78$		dBc
ts	<b>Settling Time</b>	0.01%, $V_S = 5V$ , $V_{STFP} = 2V$ , $A_V = 1$ , $R_1 = 1k$		60		ns
$\Delta \textsf{G}$	Differential Gain (NTSC)	$V_S = 5V$ , $A_V = 2$ , $R_L = 150$		0.015		$\frac{0}{0}$
Δθ	Differential Phase (NTSC)	$V_S = 5V$ , $A_V = 2$ , $R_1 = 150$		0.05		Deg

The ● denotes the specifications which apply over the 0°C < T<sub>A</sub> < 70°C temperature range. V<sub>S</sub> = 5V, 0V; V<sub>S</sub> = 3V, 0V; V<sub>SHDN</sub> = open; **VCM = VOUT = half supply, unless otherwise noted.**





## **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the 0°C < TA < 70°C

temperature range. V<sub>S</sub> = 5V, OV; V<sub>S</sub> = 3V, OV; V<sub>SHDN</sub> = open; V<sub>CM</sub> = V<sub>OUT</sub> = half supply, unless otherwise noted.



## **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the –40°C < T<sub>A</sub> < 85°C

temperature range. V<sub>S</sub> = 5V, OV; V<sub>S</sub> = 3V, OV; V<sub>SHDN</sub> = open; V<sub>CM</sub> = V<sub>OUT</sub> = half supply, unless otherwise noted. (Note 5)





## **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the –40°C < T<sub>A</sub> < 85°C

temperature range. V<sub>S</sub> = 5V, OV; V<sub>S</sub> = 3V, OV; V<sub>SHDN</sub> = open; V<sub>CM</sub> = V<sub>OUT</sub> = half supply, unless otherwise noted. (Note 5)



### $T_A = 25^{\circ}C.$   $V_S = \pm 5V,$   $V_{\overline{S H D N}} =$  open;  $V_{C M} = 0V,$   $V_{O U T} = 0V,$  unless otherwise noted.





7

## **ELECTRICAL CHARACTERISTICS**

**TA = 25°C. VS =** ±**5V, VSHDN = open; VCM = 0V, VOUT = 0V, unless otherwise noted.**











#### **The** <sup>l</sup> **denotes the specifi cations which apply over the 0°C < TA < 70°C ELECTRICAL CHARACTERISTICS**

temperature range. V<sub>S</sub> = ±5V, V<sub>SHDN</sub> = open; V<sub>CM</sub> = 0V, V<sub>OUT</sub> = 0V, unless otherwise noted.





## **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the −40°C < TA < 85°C

temperature range. V<sub>S</sub> = ±5V, V<sub>SHDN</sub> = open; V<sub>CM</sub> = 0V, V<sub>OUT</sub> = 0V, unless otherwise noted. (Note 5)





## **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the −40°C < TA < 85°C

temperature range. V<sub>S</sub> = ±5V, V<sub>SHDN</sub> = open; V<sub>CM</sub> = 0V, V<sub>OUT</sub> = 0V, unless otherwise noted. (Note 5)



**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The inputs are protected by back-to-back diodes. If the differential input voltage exceeds 1.4V, the input current should be limited to less than 10mA. This parameter is guaranteed to meet specified performance through design and/or characterization. It is not 100% tested.

**Note 3:** A heat sink may be required to keep the junction temperature below the absolute maximum rating when the output is shorted indefinitely. **Note 4:** The LT1806C/LT1806I and LT1807C/LT1807I are guaranteed functional over the temperature range of –40°C and 85°C.

**Note 5:** The LT1806C/LT1807C are quaranteed to meet specified performance from 0°C to 70°C. The LT1806C/LT1807C are designed, characterized and expected to meet specified performance from  $-40^{\circ}$ C to 85°C but are not tested or QA sampled at these temperatures. The LT1806I/ LT1807I are guaranteed to meet specified performance from  $-40^{\circ}$ C to 85 $^{\circ}$ C. **Note 6:** Minimum supply voltage is guaranteed by power supply rejection ratio test.

**Note 7:** Output voltage swings are measured between the output and power supply rails.

**Note 8:** This parameter is not 100% tested.

**Note 9:** Thermal resistance varies depending upon the amount of PC board metal attached to the  $V^-$  pin of the device.  $\theta_{JA}$  is specified for a certain amount of 2oz copper metal trace connecting to the  $V^-$  pin as described in the thermal resistance tables in the Applications Information section.

**Note 10:** Matching parameters are the difference between the two amplifiers of the LT1807.

# **TYPICAL PERFORMANCE CHARACTERISTICS**







POWER SUPPLY VOLTAGE  $(\pm V)$ 

18067 G11

0 0

2

6

4

 $T_A = 125^{\circ}C$ 

2.5 3.5 4.0

 $T_A = -55^{\circ}C$ 

2.0 3.0 4.5 5.0

"SOURCING"



2 4 5

SHDN PIN VOLTAGE (V)

1 3

18067fb

18067 G12

 $T_A = -55^{\circ}C$ 

1.0 –1.0

–0.8

–0.4

–0.6

TOTAL SUPPLY VOLTAGE (V)

 $T_A = -55^{\circ}C$  $\neg$  T<sub>A</sub> = 25 $\degree$ C

2.0 3.0 3.5 1.5 2.5 4.0 4.5 5.0

18067 G10

1.5

 $= 25^{\circ}$ C

–80

–100

–60

 $-40$ 









**Open-Loop Gain Compared Voltage vs Output Current** 



**Warm-Up Drift vs Time (LT1806S8)**









**0.1Hz to 10Hz Output Voltage Noise**













**OF LINEAR** 

0.3

–120 –110

–90 –100

H

FREQUENCY (MHz)

1 10 30

18067 G37

18067fb

FREQUENCY (MHz)

1 10 100

18067 G38

0.1

4.1 4.0 3.9



±**5V Small-Signal Response**



**5V Large-Signal Response**





#### **5V Small-Signal Response**







### **Rail-to-Rail Characteristics**

The LT1806/LT1807 have input and output signal range that covers from negative power supply to positive power supply. Figure 1 depicts a simplified schematic of the amplifier. The input stage is comprised of two differential amplifiers, a PNP stage Q1/Q2 and a NPN stage Q3/Q4 that are active over different ranges of common mode input voltage. The PNP differential pair is active between the negative supply to approximately 1.5V below the positive supply. As the input voltage moves closer toward the positive supply, the transistor Q5 will steer the tail current  $I_1$ to the current mirror Q6/Q7, activating the NPN differential pair. The PNP pair becomes inactive for the rest of the input common mode range up to the positive supply.

A pair of complementary common emitter stages Q14/Q15 that enable the output to swing from rail to rail constructs the output stage. The capacitors C1 and C2 form the local feedback loops that lower the output impedance at high frequency. These devices are fabricated on Linear Technology's proprietary high speed complementary bipolar process.

### **Power Dissipation**

The LT1806/LT1807 amplifiers combine high speed with large output current in a small package, so there is a need to ensure that the die's junction temperature does not exceed 150°C. The LT1806 is housed in an SO-8 package or a 6-lead SOT-23 package and the LT1807 is in an SO-8 or



**Figure 1. LT1806 Simplified Schematic Diagram** 

8-lead MSOP package. All packages have the V– supply pin fused to the lead frame to enhance the thermal conductance when connecting to a ground plane or a large metal trace. Metal trace and plated through-holes can be used to spread the heat generated by the device to the backside of the PC board. For example, on a 3/32" FR-4 board with 2oz copper, a total of 660 square millimeters connects to Pin 4 of LT1807 in an SO-8 package (330 square millimeters on each side of the PC board) will bring the thermal resistance, θJA, to about 85°C/W. Without extra metal trace beside the power line connecting to the  $V^-$  pin to provide a heat sink, the thermal resistance will be around 105°C/W. More information on thermal resistance for all packages with various metal areas connecting to the  $V^-$  pin is provided in Tables 1, 2 and 3.

#### **Table 1. LT1806 6-Lead SOT-23 Package**



Device is mounted on topside.

#### **Table 2. LT1806/LT1807 SO-8 Package**



Device is mounted on topside.

#### **Table 3. LT1807 8-Lead MSOP Package**



Device is mounted on topside.

Junction temperature  $T_{\text{J}}$  is calculated from the ambient temperature  $T_A$  and power dissipation  $P_D$  as follows:

$$
T_J = T_A + (P_D \bullet \theta_{JA})
$$

The power dissipation in the IC is the function of the supply voltage, output voltage and the load resistance. For a given supply voltage, the worst-case power dissipation  $P_{D(MAX)}$ occurs at the maximum quiescent supply current and at the output voltage which is half of either supply voltage (or the maximum swing if it is less than 1/2 the supply voltage).  $P_{D(MAX)}$  is given by:

 $P_{D(MAX)} = (V_S \cdot I_{S(MAX)}) + (V_S/2)2/R_L$ 

Example: An LT1807 in SO-8 mounted on a 2500mm<sup>2</sup> area of PC board without any extra heat spreading plane connected to its  $V^-$  pin has a thermal resistance of 105°C/W,  $\theta_{JA}$ . Operating on  $\pm 5V$  supplies with both amplifiers simultaneously driving  $50\Omega$  loads, the worst-case power dissipation is given by:

 $P_{D(MAX)} = 2 \cdot (10 \cdot 14 \text{ mA}) + 2 \cdot (2.5)^2 / 50$  $= 0.28 + 0.25 = 0.53W$ 



The maximum ambient temperature that the part is allowed to operate is:

$$
T_A = T_J - (P_{D(MAX)} \cdot 105^{\circ} C/W)
$$

 $= 150^{\circ}$ C – (0.53W • 105°C/W) = 94°C

To operate the device at higher ambient temperature, connect more metal area to the V– pin to reduce the thermal resistance of the package as indicated in Table 2.

### **Input Offset Voltage**

The offset voltage will change depending upon which input stage is active and the maximum offset voltage is guaranteed to less than 550μV. To maintain the precision characteristics of the amplifier, the change of  $V_{OS}$  over the entire input common mode range (CMRR) is limited to be less than 550μV on a single 5V and 3V supply.

### **Input Bias Current**

The input bias current polarity depends on a given input common voltage at which the input stage is operating. When the PNP input stage is active, the input bias currents flow out of the input pins. When the NPN input stage is activated, the input bias current flows into the input pins. Because the input offset current is less than the input bias current, matching the source resistances at the input pins will reduce total offset error.

### **Output**

The LT1806/LT1807 can deliver a large output current, so the short-circuit current limit is set around 85mA to prevent damage to the device. Attention must be paid to keep the junction temperature of the IC below the absolute maximum rating of 150°C (refer to the Power Dissipation section) when the output is continuously short-circuited. The output of the amplifier has reverse-biased diodes connected to each supply. If the output is forced beyond either supply, unlimited current will flow through these diodes. If the current is transient and limited to one hundred milliamps or less, no damage to the device will occur.

### **Overdrive Protection**

When the input voltage exceeds the power supplies, two pairs of crossing diodes D1 to D4 will prevent the output from reversing polarity. If the input voltage exceeds either power supply by 700mV, diode D1/D2 or D3/D4 will turn on to keep the output at the proper polarity. For the phase reversal protection to perform properly, the input current must be limited to less than 5mA. If the amplifier is severely overdriven, an external resistor should be used to limit the overdrive current.



The LT1806/LT1807's input stages are also protected against large differential input voltages of 1.4V or higher by a pair of back-to-back diodes, D5/D8, that prevent the emitter-base breakdown of the input transistors. The current in these diodes should be limited to less than 10mA when they are active. The worst-case differential input voltage usually occurs when the input is driven while the output is shorted to ground in a unity gain configuration. In addition, the amplifier is protected against ESD strikes up to 3kV on all pins by a pair of protection diodes, ESDD1 to ESDD6, on each pin that are connected to the power supplies as shown in Figure 1.

### **Capacitive Load**

The LT1806/LT1807 are optimized for high bandwidth and low distortion applications. They can drive a capacitive load of about 20pF in a unity-gain configuration, and more for higher gain. When driving a larger capacitive load, a resistor of 10 $\Omega$  to 50 $\Omega$  should be connected between the output and the capacitive load to avoid ringing or oscillation. The feedback should still be taken from the output so that the resistor will isolate the capacitive load to ensure stability. Graphs on capacitive loads indicate the transient response of the amplifier when driving the capacitive load with a specified series resistor.

### **Feedback Components**

When feedback resistors are used to set up gain, care must be taken to ensure that the pole formed by the feedback resistors and the total capacitance at the inverting input does not degrade stability. For instance, the LT1806/LT1807 in a noninverting gain of 2, set up with two 1k resistors and a capacitance of 3pF (part plus PC board) will probably ring in transient response. The pole is formed at 106MHz that will reduce phase margin by 34 degrees when the crossover frequency of the amplifier is around 70MHz. A capacitor of 3pF or higher connected across the feedback resistor will eliminate any ringing or oscillation.

### **SHDN Pin**

The LT1806 has a  $\overline{\text{SHDN}}$  pin to reduce the supply current to less than 0.9mA. When the SHDN pin is pulled low, it will generate a signal to power down the device. If the pin is left unconnected, an internal pull-up resistor of 40k will keep the part fully operating as shown in Figure 1. The output will be high impedance during shutdown, and the turn-on and turn-off time is less than 100ns. Because the input is protected by a pair of back to back diodes, the input signal will feed through to the output during shutdown mode if the amplitude of signal between the inputs is larger than 1.4V.



### **Driving A/D Converter**

The LT1806/LT1807 have 60ns settling time to 0.01% on a 2V step signal, and 20 $\Omega$  output impedance at 100MHz, that makes them ideal for driving high speed A/D converters. With the rail-to-rail input and output, and low supply voltage operation, the LT1806/LT1807 are also desirable for single supply applications. As shown in the application on the front page of this data sheet, the LT1807 drives a 10Msps, 12-bit, LTC1420 ADC in a gain of 20. Driving the LTC1420 differentially will optimize the signal-to-noise ratio, SNR, and the total harmonic distortion, THD, of the A/D converter. The lowpass filter, R5, R6 and C3 reduce noise or distortion products that might come from the input signal. High quality capacitors and resistors, NPO chip capacitor and metal film surface mount resistors, should be used since these components can add to distortion. The voltage glitch of the converter, due to its sampling nature is buffered by the LT1807, and the ability of the amplifier to settle it quickly will affect the spurious free dynamic range of the system. Figure 2 depicts the LT1806 driving LTC1420 at noninverting gain of 2 configuration. The FFT responses show a better than 92dB of spurious free dynamic range, SFDR.



**Figure 2. Noninverting A/D Driver**



**Figure 3. 4096 Point FFT Response**



### **Single Supply Video Line Driver**

The LT1806/LT1807 are wideband rail-to-rail op amps with large output current that allows them to drive video signals in low supply applications. Figure 4 depicts a single supply video line driver with AC coupling to minimize the quiescent power dissipation. Resistors R1 and R2 are used to levelshift the input and output to provide the largest signal swing. The gain of 2 is set up with R3 and R4 to restore the signal at  $V_{\text{OUT}}$ , which is attenuated by 6dB due to the matching of the  $75\Omega$  line with the back-terminated resistor, R5. The back termination will eliminate any reflection of the signal that comes from the load. The input termination resistor,  $R_T$ , is optional—it is used only if matching of the incoming line is necessary. The values of C1, C2 and C3 are selected to minimize the droop of the luminance signal. In some less stringent requirements, the value of capacitors could be reduced. The –3dB bandwidth of the driver is about 90MHz on 5V supply, and the amount of peaking will vary upon the value of capacitor C4.



**Figure 4. 5V Single Supply Video Line Driver**



**Figure 5. Video Line Driver Frequency Response**



### **Single 3V Supply, 4MHz, 4th Order Butterworth Filter**

Benefiting from a low voltage supply operation, low distortion and rail-to-rail output of LT1806/LT1807, a low distortion filter that is suitable for antialiasing can be built as shown in Figure 6.

On a 3V supply, the filter built with LT1807 has a passband of 4MHz with  $2.5V_{P-P}$  signal and stopband that is greater than 70dB to frequency of 100MHz. As an option to minimize the DC offset voltage at the output, connect a series resistor of 365 $\Omega$  and a bypass capacitor at the noninverting inputs of the amplifiers as shown in Figure 6.







**Figure 7. Filter Frequency Response**



#### **1MHz Series Resonant Crystal Oscillator with Square and Sinusoid Outputs**

Figure 8 shows a classic 1MHz series resonant crystal oscillator. At series resonance, the crystal is a low impedance and the positive feedback connection is what brings about oscillation at the series resonance frequency. The RC feedback around the other path ensures that the circuit does not find a stable DC operating point and refuse to oscillate. The comparator output is a 1MHz square wave with a measured jitter of  $28p_{RMS}$  with a 5V supply and 40ps<sub>RMS</sub> with a 3V supply. On the other side of the crystal, however, is an excellent looking sine wave except for the fact of the small high frequency glitch caused by the fast edge and the crystal capacitance (middle trace of Figure 9). Sinusoid amplitude stability is maintained by the fact that the sine wave is basically a filtered version of the square wave; the usual amplitude control loops associated with sinusoidal oscillators are not immediately necessary.<sup>1</sup> One can make use of this sine wave by buffering and filtering it, and this is the combined task of the LT1806. It is configured as a bandpass filter with a  $Q$  of  $5$  and does a good job of cleaning up and buffering the sine wave. Distortion was measured at –70dBc and –60dBc on the second and third harmonics.

<sup>1</sup>Amplitude will be a linear function of comparator output swing, which is supply dependent and therefore controllable. The important difference here is that any added amplitude stabilization loop will not be faced with the classical task of avoiding regions of nonoscillation versus clipping.







Figure 9. Oscillator Waveforms with  $V_S = 3V$ . Top Trace is Comparator Output. **Middle Trace is Crystal Feedback to Pin 2 at LT1713. Bottom Trace is Buffered, Inverted and Bandpass Filtered with a Q of 5 by the LT1806**



## **PACKAGE DESCRIPTION**



**S6 Package 6-Lead Plastic SOT-23**

3. DIMENSIONS ARE INCLUSIVE OF PLATING

4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR

5. MOLD FLASH SHALL NOT EXCEED 0.254mm

6. JEDEC PACKAGE REFERENCE IS MO-193



# **PACKAGE DESCRIPTION**



**MS8 Package 8-Lead Plastic MSOP** (Reference LTC DWG # 05-08-1660)

NOTE:

1. DIMENSIONS IN MILLIMETER/(INCH)

2. DRAWING NOT TO SCALE

3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.

MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.

INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX



## **PACKAGE DESCRIPTION**

.189 – .197  $(\overline{4.801 - 5.004})$  $.045 \pm .005$ NOTE 3 .050 BSC  $\rightarrow$  $\overline{\mathbf{v}}$ 8 7 6 5 Н .245  $.160 \pm .005$ .150 – .157 .228 – .244 ₩ (3.810 – 3.988) (5.791 – 6.197) NOTE 3  $.030 \pm .005$  $\begin{array}{ccc} \square & \square & \square \\ 2 & 3 & 4 \end{array}$ 日 Н Н TYP RECOMMENDED SOLDER PAD LAYOUT  $\frac{.010 - .020}{(0.254 - 0.508)}$   $\times$  45° .053 – .069 (1.346 – 1.752) .004 – .010  $.008 - .010$  $(0.101 - 0.254)$  $0^\circ - 8^\circ$  TYP  $(0.203 - 0.254)$  $.016 - .050$  $.014 - .019$ .050  $(0.406 - 1.270)$  $(1.270)$  $(0.355 - 0.483)$ NOTE: INCHES TYP BSC 1. DIMENSIONS IN (MILLIMETERS) 2. DRAWING NOT TO SCALE 3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)

**S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch)** (Reference LTC DWG # 05-08-1610)

SO8 0303



### **FET Input, Fast, High Gain Photodiode Amplifier**

Figure 10 shows a fast, high gain transimpedance amplifier applied to a photodiode. A JFET buffer is used for its extremely low input bias current and high speed. The LT1097 and 2N3904 keep the JFET biased at  $I_{DSS}$ for zero offset and lowest voltage noise. The JFET then drives the LT1806, with  $R_F$  closing the high speed loop back to the JFET input and setting the transimpedance gain. C4 helps improve the phase margin of the fast loop. Output voltage noise density was measured as  $9nV/\sqrt{Hz}$ with  $R_F$  short circuited. With  $R_F$  varied from 100k to 1M, total output noise was below  $1mV<sub>RMS</sub>$  measured over a 10MHz bandwidth. Table 4 shows results achieved with various values of  $R_F$  and Figure 11 shows the time domain response with  $R_F = 499k$ .











Figure 11. Step Response with  $R_F = 499k$ 

# **RELATED PARTS**



28 Linear Technology Corporation 1630 McCarthy Blvd., Milpitas, CA 95035-7417 (408) 432-1900 ● FAX: (408) 434-0507 ● www.linear.com © LINEAR TECHNOLOGY CORPORATION 2000

